INV: Toshihiro SEKIGAWA, et al. SHEET 1 OF 8

8

F I G. 1





FIG. 2

(a) (b) Vg2 (Case of shifting in the positive direction) Vg2 (Fast rise) Vg2 (Slow fall) Amount of shift Vg1 Vg2 (Case of shifting in the Amount of shift Vg2 (Slow rise) Vg2 (Fast fall) negative direction) (c) (d) Vg2 (Advance) Amount of shift Vg2 (Delay)

Vg2 (Constant potential)

OBLON, SPIVAK, ET AL DOCKET #: 250864US2
INV: Toshihiro SEKIGAWA, et al.
SHEET _2_OF_8


F I G. 3



Gate 1 input voltage, Vg1 (V)

DOCKET #: 250864US2
INV: Toshihiro SEKIGAWA, et al.
SHEET 3 OF 8

F1G.4



Gate 1 input voltage, Vg1 (V)


OBLON, SPIVAK, ET AL

DOCKET #: 250864US2
INV: Toshihiro SEKIGAWA, et al

SHEET 4 OF 8


FIG. 5

Case of applying delayed input to gate 2




Gate 1 input voltage, Vg1 (V)

OBLON, SPIVAK, ET AL
DOCKET #: 250864US2
INV: Toshihiro SEKIGAWA, et al.
SHEET <u>5</u> OF <u>8</u>



F1G.7



OBLON, SPIVAK, ET AL DOCKET #: 250864US2 INV: Toshihiro SEKIGAWA, et al. SHEET 6 OF 8



F1G.8





FIG. 9



OBLON, SPIVAK, ET ALDOCKET #: 250864US2
INV: Toshihiro SEKIGAWA, et al.
SHEET 7 OF 8

7 / 8

FIG. 10





FIG. 11



OBLON, SPIVAK, ET AL
DOCKET #: 250864US2
INV: Toshihiro SEKIGAWA, et al.
SHEET 8 OF 8

F1G.12

